

1 WILLIAM SLOAN COATS (SBN: 94864)
email: wcoats@whitecase.com
2 MARK R. WEINSTEIN (SBN: 193043)
email: mweinstein@whitecase.com
3 KYLE D. CHEN (SBN 239501)
email: kchen@whitecase.com
4 WHITE & CASE LLP
3000 El Camino Real
5 5 Palo Alto Square, 9th Floor
Palo Alto, CA 94306
6 Telephone: (650) 213-0300
Facsimile: (650) 213-8158
7
8 Attorneys for Plaintiffs
HTC CORPORATION and HTC AMERICA, INC.

9
10 UNITED STATES DISTRICT COURT
11 NORTHERN DISTRICT OF CALIFORNIA
12 SAN JOSE DIVISION
13

14 HTC CORPORATION and HTC
15 AMERICA, INC.,

16 Plaintiffs,

17 v.

18 TECHNOLOGY PROPERTIES
LIMITED, PATRIOT SCIENTIFIC
CORPORATION and ALLIACENSE
19 LIMITED,

20 Defendants.
21
22
23
24
25
26
27
28

Case No. C 08 00882 JF
(related to C 08 00877 JF and C 08 00884)

**DECLARATION OF MARK LAMBERT IN
SUPPORT OF PLAINTIFFS' OPPOSITION
TO DEFENDANTS' MOTION (1) TO DISMISS
ON GROUNDS OF LACK OF SUBJECT
MATTER JURISDICTION, (2) IN THE
ALTERNATIVE, TO TRANSFER TO THE
EASTERN DISTRICT OF TEXAS, AND (3) IN
THE ALTERNATIVE, TO STAY PENDING
APPEAL IN A RELATED CASE INVOLVING
THE SAME ISSUES**

1 I, Mark F. Lambert, declare:

2 1. I am an attorney with the law firm of White & Case LLP, counsel of record in this
3 action for plaintiffs HTC Corporation ("HTC") and HTC America ("HTC America"). I am
4 admitted to practice before this Court. I have personal knowledge of the facts contained within
5 this declaration and, if called as a witness, would and could testify competently thereto.

6 2. Attached hereto as Exhibit A are face pages for United States Patent Numbers
7 5,809,336 ("336 patent"); 5,784,584 ("584 patent"); 5,440,749 ("749 patent"); 6,598,148
8 ("148 patent") and/or 5,530,890 (the "890 Patent") (collectively the "patents-in-suit").

9 I declare under penalty of perjury that the foregoing is true and correct. Executed in Palo
10 Alto, California on July 11, 2008

11 Dated: July 11, 2008

WHITE & CASE LLP

12
13 By: /s/ Mark F. Lambert
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

EXHIBIT A



US005809336A

United States Patent [19]

[11] **Patent Number:** **5,809,336**

Moore et al.

[45] **Date of Patent:** **Sep. 15, 1998**

[54] **HIGH PERFORMANCE MICROPROCESSOR
HAVING VARIABLE SPEED SYSTEM
CLOCK**

[75] Inventors: **Charles H. Moore**, Woodside; **Russell
H. Fish, III**, Mt. View, both of Calif.

[73] Assignee: **Patriot Scientific Corporation**, San
Diego, Calif.

[21] Appl. No.: **484,918**

[22] Filed: **Jun. 7, 1995**

Related U.S. Application Data

[62] Division of Ser. No. 389,334, Aug. 3, 1989, Pat. No.
5,440,749.

[51] **Int. Cl.⁶** **G06F 1/04**

[52] **U.S. Cl.** **395/845**

[58] **Field of Search** 395/500, 551,
395/555, 845

[56] **References Cited**

U.S. PATENT DOCUMENTS

3,967,104	6/1976	Brantingham	364/709.09
3,980,993	9/1976	Bredart et al.	395/550
4,003,028	1/1977	Bennett et al.	395/742
4,042,972	8/1977	Gruner et al.	395/389
4,050,096	9/1977	Bennett	395/494
4,112,490	9/1978	Pohlman et al.	395/287
4,315,308	2/1982	Jackson	395/853


4,338,675	7/1982	Palmer	364/748
4,398,265	8/1983	Puhl et al.	395/882
4,453,229	6/1984	Schaire	395/250
4,503,500	3/1985	Magan	395/800
4,539,655	9/1985	Trussell et al.	395/280
4,553,201	11/1985	Pollack	395/183.22
4,627,082	12/1986	Pelgrom et al.	377/63
4,670,837	6/1987	Sheets	395/550
4,680,698	7/1987	Edwards et al.	395/800
4,761,763	8/1988	Hicks	395/286
5,414,862	5/1995	Suzuki et al.	395/750

Primary Examiner—David Y. Eng
Attorney, Agent, or Firm—Cooley Godward LLP

[57] **ABSTRACT**

A high performance, low cost microprocessor system having a variable speed system clock is disclosed herein. The microprocessor system includes an integrated circuit having a central processing unit and a ring oscillator variable speed system clock for clocking the microprocessor. The central processing unit and ring oscillator variable speed system clock each include a plurality of electronic devices of like type, which allows the central processing unit to operate at a variable processing frequency dependent upon a variable speed of the ring oscillator variable speed system clock. The microprocessor system may also include an input/output interface connected to exchange coupling control signals, address and data with the central processing unit. The input/output interface is independently clocked by a second clock connected thereto.

10 Claims, 19 Drawing Sheets





US005784584A

United States Patent [19]

Moore et al.

[11] Patent Number: **5,784,584**
 [45] Date of Patent: **Jul. 21, 1998**

[54] **HIGH PERFORMANCE MICROPROCESSOR USING INSTRUCTIONS THAT OPERATE WITHIN INSTRUCTION GROUPS**

5,127,091 6/1992 Bonfaral et al. 395/375

[75] Inventors: **Charles H. Moore**, Woodside; **Russell H. Fish, III**, Mt. View, both of Calif.

Primary Examiner—David Y. Eng
 Attorney, Agent, or Firm—Cooley Godward LLP

[73] Assignee: **Patriot Scientific Corporation**, San Diego, Calif.

[57] ABSTRACT

[21] Appl. No.: **484,935**

[22] Filed: **Jun. 7, 1995**

Related U.S. Application Data

[62] Division of Ser. No. 389,334, Aug. 3, 1989, Pat. No. 5,440,749.

[51] Int. Cl.⁶ **G06F 9/30**

[52] U.S. Cl. **395/376**

[58] Field of Search 395/376, 382, 395/384, 588, 800.23


A high-performance microprocessor system using instruction that access operands and instructions located relative to the current instruction group rather than located relative to the current instructions, as is the convention, is disclosed herein. The microprocessor system includes a central processing unit, memory, and a bus connecting the central processing unit and memory. An instruction fetching unit, connected to the bus, is provided for fetching instruction groups from the memory for use by the central processing unit and for storage within an instruction register. An instruction supplying unit operates to supply, in succession from the instruction register to the central processing unit, one or more instructions from each of the instruction groups. The system further includes an instruction decoder for configuring the instruction supplying unit to select, from the instruction register, operands associated with instructions from particular instruction groups.

[56] References Cited

U.S. PATENT DOCUMENTS

4,967,326 10/1990 May 395/800

29 Claims, 19 Drawing Sheets





US005440749A

United States Patent [19][11] **Patent Number:** **5,440,749****Moore et al.**[45] **Date of Patent:** **Aug. 8, 1995**[54] **HIGH PERFORMANCE, LOW COST MICROPROCESSOR ARCHITECTURE**[75] Inventors: **Charles H. Moore, Woodside; Russell H. Fish, III, Mt. View, both of Calif.**[73] Assignee: **Nanotronics Corporation, Eagle Point, Oreg.**[21] Appl. No.: **389,334**[22] Filed: **Aug. 3, 1989**[51] Int. Cl.⁶ **G06F 9/22**[52] U.S. Cl. **395/800; 364/931; 364/925.6; 364/937.1; 364/965.4; 364/232.8; 364/244.3**[58] Field of Search **395/425, 725, 775, 800**[56] **References Cited****U.S. PATENT DOCUMENTS**

3,603,934 9/1971 Heath 364/DIG. 1
 4,003,033 1/1977 O'Keefe et al. 364/200
 4,037,090 7/1977 Raymond 364/200
 4,042,972 8/1977 Grunes et al. 364/200
 4,050,058 9/1977 Garlic 395/800
 4,067,059 1/1978 Derchak 364/DIG. 1
 4,079,455 3/1978 Ozga 395/800
 4,110,822 8/1978 Porter 364/200
 4,125,871 11/1978 Martin 364/DIG. 2
 4,128,873 12/1978 Lamiaux 364/200
 4,255,785 3/1981 Chamberlin 395/375
 4,354,228 10/1982 Moore et al. 364/200
 4,376,977 3/1983 Brunshorst 364/DIG. 1
 4,382,279 5/1983 Mgon 364/200
 4,403,303 9/1983 Howes et al. 364/900
 4,450,519 5/1984 Gutttag et al. 364/200
 4,463,421 7/1984 Laws 395/325
 4,538,239 8/1985 Magar 364/759
 4,541,045 9/1985 Kromer 395/375
 4,562,537 12/1985 Barnett et al. 395/375
 4,577,282 3/1986 Caudel et al. 395/800
 4,607,332 8/1986 Goldberg 364/900
 4,626,988 12/1986 George et al. 364/200
 4,649,471 3/1987 Briggs 395/325
 4,665,495 5/1987 Thaden 345/185
 4,709,329 11/1987 Hecker 395/275


4,713,749 12/1987 Magar et al. 395/375
 4,714,994 12/1987 Oklobdzija et al. 395/375
 4,720,812 1/1988 Kao et al. 395/700
 4,772,888 9/1988 Kimura 340/825.5
 4,777,591 10/1988 Chang et al. 395/800
 4,787,032 11/1988 Culley et al. 364/200
 4,803,621 2/1989 Kelly 395/400
 4,860,198 8/1989 Takenaka 364/DIG. 1
 4,870,562 9/1989 Kimoto 364/DIG. 1
 4,931,986 6/1990 Daniel et al. 395/550
 5,036,460 7/1991 Takahira 395/425
 5,070,451 12/1991 Moore et al. 395/375
 5,127,091 6/1992 Bonfarah 395/375

OTHER PUBLICATIONS

Intel 80386 Programmer's Reference Manual, 1986.

Primary Examiner—David Y. Eng*Attorney, Agent, or Firm*—Cooley Godward Castro Huddleson & Tatum[57] **ABSTRACT**

A microprocessor (50) includes a main central processing unit (CPU) (70) and a separate direct memory access (DMA) CPU (72) in a single integrated circuit making up the microprocessor (50). The main CPU (70) has a first 16 deep push down tack (74), which has a to item register (76) and a next item register (78), respectively connected to provide inputs to an arithmetic logic unit (ALU) (80) by lines (82) and (84). An output of the ALU (80) is connected to the top item register at (82) is also connected by line (88) to an internal data bus (90). CPU (70) is pipeline free. The simplified CPU (70) requires fewer transistors to implement than pipelined architectures, yet produces performance which matches or exceeds existing techniques. The DMA CPU (72) provides inputs to the memory controller (118) on line (148). The memory controller (118) is connected to a RAM by address/data bus (150) and control lines (152). The DMA CPU (72) enables the CPU (70) to execute instructions four times faster than the RAM speed by fetching four instructions in a single memory cycle.

29 Claims, 19 Drawing Sheets

US006598148B1

(12) **United States Patent**
Moore et al.

(10) **Patent No.:** **US 6,598,148 B1**
(45) **Date of Patent:** **Jul. 22, 2003**

(54) **HIGH PERFORMANCE MICROPROCESSOR
HAVING VARIABLE SPEED SYSTEM
CLOCK**

(75) Inventors: **Charles H. Moore**, Woodside, CA
(US); **Russell H. Fish, III**, Dallas, TX
(US)

(73) Assignee: **Patriot Scientific Corporation**, Poway,
CA (US)

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 0 days.

(21) Appl. No.: **09/124,623**

(22) Filed: **Jul. 29, 1998**

(Under 37 CFR 1.47)

Related U.S. Application Data

(62) Division of application No. 08/484,918, filed on Jun. 7,
1995, now Pat. No. 5,809,336, which is a division of
application No. 07/389,334, filed on Aug. 3, 1989, now Pat.
No. 5,440,749.

(51) **Int. Cl.**⁷ **G06F 15/00**

(52) **U.S. Cl.** **712/32**

(58) **Field of Search** 712/32; 711/104,
711/105

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,680,698 A * 7/1987 Edwards et al. 712/37
5,379,438 A * 1/1995 Bell et al. 712/37

* cited by examiner


Primary Examiner—David Y. Eng

(74) *Attorney, Agent, or Firm*—Knobbe Martens Olson &
Bear LLP

(57) **ABSTRACT**

A microprocessor integrated circuit including a processing unit disposed upon an integrated circuit substrate is disclosed herein. The processing unit is designed to operate in accordance with a predefined sequence of program instructions stored within an instruction register. A memory, capable of storing information provided by the processing unit and occupying a larger area of the integrated circuit substrate than the processing unit, is also provided within the microprocessor integrated circuit. The memory may be implemented using, for example dynamic or static random-access memory. A variable output frequency system clock, such as generated by a ring oscillator, is also disposed on the integrated circuit substrate.

13 Claims, 19 Drawing Sheets





US005530890A

United States Patent [19]
Moore et al.

[11] **Patent Number:** **5,530,890**
 [45] **Date of Patent:** **Jun. 25, 1996**

[54] **HIGH PERFORMANCE, LOW COST MICROPROCESSOR**

[75] Inventors: **Charles H. Moore**, Woodside; **Russell H. Fish, III**, Mt. View, both of Calif.

[73] Assignee: **Nanotronics Corporation**, Eagle Point, Oreg.

[21] Appl. No.: **480,206**

[22] Filed: **Jun. 7, 1995**

Related U.S. Application Data

[62] Division of Ser. No. 389,334, Aug. 3, 1989, Pat. No. 5,440,749.

[51] Int. Cl.⁶ **G06F 9/22**

[52] U.S. Cl. **395/800; 364/931; 364/925.6; 364/937.1; 364/965.4; 364/232.8; 364/244.3**

[58] Field of Search **395/375, 500, 395/775, 800**

[56] **References Cited**

U.S. PATENT DOCUMENTS

3,603,934	9/1971	Heath	395/181
4,003,033	1/1977	O'Keefe et al.	395/287
4,037,090	7/1977	Raymond	364/706
4,042,972	8/1977	Grunes et al.	395/375
4,050,058	9/1977	Garlic	395/800
4,067,058	1/1978	Derchak	395/740
4,079,455	3/1978	Ozga	395/800
4,110,822	8/1978	Porter	395/375
4,125,871	11/1978	Martin	395/550
4,128,873	12/1978	Lamiaux	395/183.06
4,253,785	3/1981	Chamberlin	375/375
4,354,228	10/1982	Moore et al.	395/800
4,376,977	3/1983	Brunshorst	395/375
4,382,279	5/1983	Mgon	395/800
4,403,303	9/1983	Howes et al.	395/500
4,450,519	5/1984	Guttag et al.	395/800
4,463,421	7/1984	Laws	395/325
4,538,239	8/1985	Magar	364/759

(List continued on next page.)

OTHER PUBLICATIONS

C. Whitby-Strevans, "The transputer", *The 12th Annual International Symposium on Computer Architecture, Conference Proceedings*, Jun. 17-19, 1985, pp. 292-300.

D. W. Best et al., "An Advanced-Architecture CMOS/SOS Microprocessor", *IEEE Micro*, vol. 2, No. 3, Aug. 1982, pp. 11-25.

Primary Examiner—David Y. Eng

Attorney, Agent, or Firm—Cooley Godward Castro Huddleson & Tatum

[57] **ABSTRACT**

A microprocessor (50) includes a main central processing unit (CPU) (70) and a separate direct memory access (DMA) CPU (72) in a single integrated circuit making up the microprocessor (50). The main CPU (70) has a first 16 deep push down stack (74), which has a top item register (76) and a next item register (78), respectively connected to provide inputs to an arithmetic logic unit (ALU) (80) by lines (82) and (84). An output of the ALU (80) is connected to the top item register (76) by line (86). The output of the top item register at (82) is also connected by line (88) to an internal data bus (90). A loop counter (92) is connected to a decremter (94) by lines (96) and (98). The loop counter (92) is bidirectionally connected to the internal data bus (90) by line (100). Stack pointer (102), return stack pointer (104), mode register (106) and instruction register (108) are also connected to the internal data bus (90) by lines (110), (112), (114) and (116), respectively. The internal data bus (90) is connected to memory controller (118) and to gate (120). The gate (120) provides inputs on lines (122), (124), and (126) to X register (128), program counter (130) and Y register (132) of return push down stack (134). The X register (128), program counter (130) and Y register (132) provide outputs to internal address bus (136) on lines (138), (140) and (142). The internal address bus provides inputs to the memory controller (118) and to an incrementer (144). The incrementer (144) provides inputs to the X register, program counter and Y register via lines (146), (122), (124) and (126). The DMA CPU (72) provides inputs to the memory controller (118) on line (148). The memory controller (118) is connected to a RAM by address/data bus (150) and control lines (152).

10 Claims, 19 Drawing Sheets

